### Features


- Single-chip All-in-one Design, Only Requires External DAC
  - MIDI Control Processor, Serial and Parallel Interface
  - Synthesis, General MIDI Wavetable Implementation
  - Compatible Effects: Reverb + Chorus
  - Spatial Effect
- 4-band Stereo Equalizer
- State-of-the-art Synthesis for Best Quality/Price Products
  - 38-voice Polyphony + Effects
  - On-chip CleanWave<sup>™</sup> Wavetable Data, Firmware, RAM Delay Lines
- Synthesizer Chipset: ATSAM2193/ATSAM2193-G + DAC
- Hardware Programmable DAC Mode
  - I2S: 16 to 20 bits
  - Japanese: 16 bits
- Typical Applications
  - Battery-operated Musical Keyboards
  - Portable Phones
  - Karaokes
- TQFP44 (10 mm x 10 mm) Package for ATSAM2193 TFBGA44 (7 mm x 7 mm) Package for ATSAM2193-G
  - Both Options Provide Small Footprint, Low Pin Count
- Low-power
  - 95 mW Typical Operating, <5 μA Power-down</li>
  - 2.5V and 3.3V Power Supply or Single 2.5V Supply
  - Built-in Power Switch

### Description

The ATSAM2193 provides a single-chip, low-cost MIDI sound system. Equipped with a serial and a parallel MIDI input, it provides state-of-the-art sound synthesis using a full GM sound set together with a range of compatible effects. Its low power consumption makes it ideal for all battery-powered applications such as portable Karaoke or any other device using MIDI synthesis.

The ATSAM2193-G has the same functionality as the ATSAM2193 but is presented in a TFBGA44 package.

Figure 1. Typical Hardware Configuration





Sound Synthesis

ATSAM2193 ATSAM2193-G Low-power Single-chip Synthesizer with Effects

Rev. 2695A-DRMSD-06/03





### **Pin Description**

### 44-lead TQFP Package

### Table 1. Pin by Function - 44-lead TQFP Package

Pin Name	Pin Number	Туре	Function			
Power Supp	oly Group	ł				
GND	9, 11, 20, 22, 30, 34, 38, 42	PWR	Digital ground - all pins should be connected to a ground plane.			
VC3	10, 29	PWR	I/O power supply, 2.25V to 3.6V. All pins should be connected to a nominal 3.3V power.			
VC2	1, 12, 32, 41, 44	PWR	Core power supply, 2.25V to 2.75V. All pins should be connected to nominal 2.5V. If the built-in power switch is used for minimum power-down consumption, then all these pins should be connected to the output of the power switch PWROUT (pin 36).			
PWRIN	35	PWR	Power switch input, 2.25V to 2.95V. Even if the power switch feature is not used, this pin must be connected to nominal 2.5V.			
Serial MIDI	, Parallel MIDI (MF	PU-401)	·			
MIDI IN	17	IN	Serial TTL MIDI IN. Connected to the built-in synthesizer at power-up or after MPU reset. Connected to the D0 - D7 bus (read mode) when MPU switched to UART mode. This pin should be tied HIGH if not used.			
D0 - D7	6, 8, 14, 16, 18, 21, 24, 26	I/O	8-bit bi-directional bus, under control of $\overline{CS}$ , $\overline{RD}$ , $\overline{WR}$ . These pins should be left unconnected if not used.			
A0	2	IN	This pin has built-in pull-down. Should be left unconnected if not used. Select: 0 = data registers (read/write) 1 = status register (read), control register (write)			
CS	4	IN	Chip select, active low. This pin has a built-in pull-down. It should be left unconnected if not used.			
RD	31	IN	Read, active low. When $\overline{CS}$ and $\overline{RD}$ are low, data (A0 = 0) or status (A0 = 1) is read on D0- D7. Read data is acknowledged on the rising edge of $\overline{RD}$ . This pin has a built-in pull-down. It should be left unconnected if not used.			
WR	33	IN	Write, active low. When $\overline{CS}$ and $\overline{WR}$ are low, data (A0 = 0) or control (A0 = 1) is written from the D0 -D7 bus to the ATSAM2193 on the rising edge of $\overline{WR}$ . This pin has a built-in pull-up. It should be left unconnected if not used.			
IRQ	28	OUT	A rising edge indicates that a MIDI byte is available for read on D0 - D7. Acknowledged by reading the byte.			
Digital Audi	o Group					
CLBD	3	OUT	Digital audio bit clock.			
WSBD	23	OUT	Digital audio left/right select.			
DABD	27	OUT	Digital audio stereo output.			
DACSEL	15	IN	DAC type: 0 = I2S 16 to 20 bits 1 = Japanese 16 bits			
Miscellaneo	ous Group					
X1, X2	39, 40	-	9.6 MHz crystal connection. An external 9.6 MHz clock can also be used on X1 ( $2.5V_{PP}$ max through 47 pF capacitor). X2 cannot be used to drive external circuits, use CKOUT instead.			

Pin Name	Pin Number	Туре	Function
CKOUT	7	OUT	Buffered X2 output, can be used to drive external DAC master clock (256 * Fs)
LFT	43	-	PLL external RC network.
RESET	5	IN	Reset input, active low. This is a Schmitt trigger input, allowing direct connection to an RC network.
PWROUT	36	PWR	Power switch output. Use this pin to supply 2.5V nominal core voltage by connecting it to all $V_{\rm C2}$ pins.
PDWN	37	IN	Power down, active low. When power down is active, all outputs are set to logic level 0. The PLL and crystal oscillator are stopped. If the power switch feature is used, then 2.5V supply is removed from the core. To exit from power down, PDWN must be set to $V_{C2}$ , then RESET applied. When unused this pin must be connected to $V_{C2}$ .
TEST0 - TEST1	13, 25	IN	Test pins, should be grounded.
RUN	19	OUT	When high, indicates synthesizer is up and running.

Table 1. Pin by Function - 44-lead TQFP Package (Continued)

Table 2. Pinout by Pin Number - 44-lead TQFP Package

Pin Number	Signal Name						
1	VC2	12	VC2	23	WSBD	34	GND
2	A0	13	TEST0	24	D6	35	PWRIN
3	CLBD	14	D2	25	TEST1	36	PWROUT
4	CS	15	DACSEL	26	D7	37	PDWN
5	RESET	16	D3	27	DABD	38	GND
6	D0	17	MIDI IN.	28	IRQ	39	X1
7	CKOUT	18	D4	29	VC3	40	X2
8	D1	19	RUN	30	GND	41	VC2
9	GND	20	GND	31	RD	42	GND
10	VC3	21	D5	32	VC2	43	LFT
11	GND	22	GND	33	WR	44	VC2





### 44-ball TFBGA Package

Pin Name	Pin Number	Туре	Function
Power Supp	oly Group	L	
GND	A4, B4, C3, C5, E3, E5, G2, G6	PWR	Digital ground - all pins should be connected to a ground plane.
VC3	A7, D1	PWR	I/O power supply, 2.25V to 3.6V. All pins should be connected to a nominal 3.3V power.
VC2	D6, F2, F4, F7, G5	PWR	Core power supply, 2.25V to 2.75V. All pins should be connected to nominal 2.5V. If the built-in power switch is used for minimum power-down consumption, then all these pins should be connected to the output of the power switch PWROUT (pin 36).
PWRIN	F1	PWR	Power switch input, 2.25V to 2.95V. Even if the power switch feature is not used, this pin must be connected to nominal 2.5V.
Serial MIDI	, Parallel MIDI (MP	U-401)	
MIDI IN	B5	IN	Serial TTL MIDI IN. Connected to the built-in synthesizer at power-up or after MPU reset. Connected to the D0 - D7 bus (read mode) when MPU switched to UART mode. This pin should be tied HIGH if not used.
D0 - D7	D7, C7, B6, A5, B3, A2, B1, C1	I/O	8-bit bi-directional bus, under control of $\overline{CS}$ , $\overline{RD}$ , $\overline{WR}$ . These pins should be left unconnected if not used.
A0	F5	IN	This pin has built-in pull-down. Should be left unconnected if not used. Select: 0 = data registers (read/write) 1 = status register (read), control register (write)
CS	E6	IN	Chip select, active low. This pin has a built-in pull-down. It should be left unconnected if not used.
RD	E2	IN	Read, active low. When $\overline{CS}$ and $\overline{RD}$ are low, data (A0 = 0) or status (A0 = 1) is read on D0- D7. Read data is acknowledged on the rising edge of $\overline{RD}$ . This pin has a built-in pull-down. It should be left unconnected if not used.
WR	G1	IN	Write, active low. When $\overline{CS}$ and $\overline{WR}$ are low, data (A0 = 0) or control (A0 = 1) is written from the D0 -D7 bus to the ATSAM2193 on the rising edge of $\overline{WR}$ . This pin has a built-in pull-up. It should be left unconnected if not used.
IRQ	D2	OUT	A rising edge indicates that a MIDI byte is available for read on D0 - D7. Acknowledged by reading the byte.
Digital Audi	o Group		
CLBD	F6	OUT	Digital audio bit clock.
WSBD	A1	OUT	Digital audio left/right select.
DABD	C2	OUT	Digital audio stereo output.
DACSEL	A6	IN	DAC type: 0 = I2S 16 to 20 bits 1 = Japanese 16 bits
Miscellaneo	ous Group		
X1, X2	G3, G4	-	9.6 MHz crystal connection. An external 9.6 MHz clock can also be used on X1 ( $2.5V_{PP}$ max through 47 pF capacitor). X2 cannot be used to drive external circuits, use CKOUT instead.

## 4 ATSAM2193/ATSAM2193-G

Pin Name	Pin Number	Туре	Function
CKOUT	C6	OUT	Buffered X2 output, can be used to drive external DAC master clock (256 * Fs)
LFT	G7	-	PLL external RC network.
RESET	E7	IN	Reset input, active low. This is a Schmitt trigger input, allowing direct connection to an RC network.
PWROUT	E1	PWR	Power switch output. Use this pin to supply 2.5V nominal core voltage by connecting it to all $V_{\rm C2}$ pins.
PDWN	F3	IN	Power down, active low. When power down is active, all outputs are set to logic level 0. The PLL and crystal oscillator are stopped. If the power switch feature is used, then 2.5V supply is removed from the core. To exit from power down, $\overrightarrow{PDWN}$ must be set to V <sub>C2</sub> , then $\overrightarrow{RESET}$ applied. When unused this pin must be connected to V <sub>C2</sub> .
TEST0 - TEST1	B7, B2	IN	Test pins, should be grounded.
RUN	A3	OUT	When high, indicates synthesizer is up and running.

Table 3. Pin by Function - 44-ball TFBGA Package (Continued)

Figure 2.	Pinout by Pin Coordinate - 44-ball TFBGA (	(Top View)	)
-----------	--	------------	---

O	O	O	O	O	O	L VC3
WSBD	D5	RUN	GND	D3	DACSE	
O	O	O	O		O	O
D6	TEST1	D4	GND		D2	TESTO
O	O	O		O	О	O
D7	DABD	GND		GND	скоит	D1
O VC3	O				O VC2	O D0
O PWROL	лт RD	O GND		O GND	$\frac{O}{CS}$	O RESET
O	O	O	O	<b>O</b>	O	O
PWRIN	VC2	PDWN	VC2	A0	CLBD	VC2
	O	O	O	O	O	0
	GND	X1	X2	VC2	GND	LFT





# Absolute Maximum Ratings Table 4. Absolute Maximum Ratings

Ambient Temperature (Power applied)40°C to +85°C	*NOTICE: Stresses beyond those listed under "Abso- lute Maximum Ratings" may cause perma-
Storage Temperature65°C to +150°C	nent damage to the device. This is a stress rating only and functional operation of the
Voltage on Input Pins0.5V to $V_{C3}$ + 0.3V (except X1 and $\overline{PDWN}$ )	device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied.
Voltage on X1 and $\overline{\text{PDWN}}$ Pins0.5V to V <sub>C2</sub> + 0.3V	Exposure to absolute maximum rating con- ditions for extended periods may affect
V <sub>C2</sub> Supply Voltage (core)0.5V to +3V	device reliability.
$V_{C3}$ Supply Voltage (I/O)0.3V to +4.5V	
Maximum IOL per I/O pin 4 mA	

### **Recommended Operating Conditions**

#### Table 5. Recommended Operating Conditions

Symbol	Parameter	Min	Тур	Мах	Unit
V <sub>C2</sub>	Supply voltage	2.25	2.5	2.75	V
V <sub>C3</sub> <sup>(1)</sup>	Supply voltage	2.5	3.3	3.6	V
t <sub>A</sub>	Operating ambient temperature	0		70	°C

1. When using 3.3V VCC supply in a 5V environment, care must be taken that pin voltage does not exceed VC3+0.3V. Pin X1 Note: is powered by VC2, therefore voltage on this pin should not exceed VC2+0.3V. VC3 should not be lower than VC2.

### **DC Characteristics**


**Table 6.** DC Characteristics ( $t_A = 25^{\circ}C$ ,  $V_{C2} = 2.5V \pm 10\%$ ,  $V_{C3} = 3.3V \pm 10\%$ )

Symbol	Parameter	Min	Тур	Max	Unit
V <sub>IL</sub>	Low-level input voltage (Except X1, PDWN)	-0.3	-	1.0	V
V <sub>IH</sub>	High-level input voltage (Except X1, PDWN)	2.3	-	V <sub>C3</sub> +0.3	V
V <sub>IL</sub>	Low-level input voltage for X1, PDWN	-0.3	-	0.3	V
V <sub>IH</sub>	High-level input voltage for X1, PDWN	2	-	V <sub>C2</sub> +0.3	V
V <sub>OL</sub>	Low-level output voltage I <sub>OL</sub> = -2mA	-	-	0.4	V
V <sub>OH</sub>	High-level output voltage I <sub>OH</sub> = 2mA	2.9	-	-	V
	Power consumption (crystal frequency =9.6 MHz)	-	95		mW
	Power down supply current (using power switch)		1	5	μA

#### ATSAM2193/ATSAM2193-G 6

### Parallel MPU-401 Interface Timings

Figure 3. MPU Interface Read Cycle








Table 7.	MPU	Interface	Timing	Parameters
----------	-----	-----------	--------	------------


Symbol	Parameter	Min	Тур	Max	Unit
t <sub>AVCS</sub>	Address valid to chip select low	0	-	-	ns
t <sub>CSLRDL</sub>	Chip select low to $\overline{RD}$ low	5	-	-	ns
t <sub>RDHCSH</sub>	$\overline{RD}$ high to $\overline{CS}$ high	5	-	-	ns
t <sub>PRD</sub>	RD pulse width	50	-	-	ns
t <sub>RDLDV</sub>	Data out valid from $\overline{RD}$	-	-	20	ns
t <sub>DRH</sub>	Data out hold from $\overline{RD}$	5	-	10	ns
t <sub>CSLRWRL</sub>	Chip select low to $\overline{WR}$ low	5	-	-	ns
t <sub>WRHCSH</sub>	$\overline{WR}$ high to $\overline{CS}$ high	5	-	-	ns
t <sub>PWR</sub>	WR pulse width	50	-	-	ns
t <sub>DWS</sub>	Write data setup time	10	-	-	ns
t <sub>DWH</sub>	Write data hold time	0	-	-	ns
t <sub>WRCYC</sub>	Write cycle	3	-	-	μs





### **Digital Audio Timings**


### Figure 5. Digital Audio



#### Table 8. Digital Audio Timing Parameters

Symbol	Parameter	Min	Тур	Max	Unit
t <sub>CW</sub>	CLBD rising to WSBD change	200			ns
t <sub>SOD</sub>	DABD valid prior/after CLBD rising	200			ns
t <sub>CLBD</sub>	CLBD cycle time		416.67		ns

### Figure 6. Digital Audio Frame Format



Notes: 1. Selection between I2S and Japanese format is via pin DACSEL.

### Reset and Powerdown

During power-up, the RESET input should be held low until the crystal oscillator and PLL are stabilized. This takes about 20 ms. A typical RC/diode power-up network can be used.


After RESET, the ATSAM2193 or ATSAM2193-G enters an initialization routine. It takes around 50 ms before a MIDI IN or MPU message can be processed.

If PDWN is asserted low, then the crystal oscillator and PLL are stopped. The chip enters a deep power-down sleep mode. To exit power down, PDWN must be asserted high, then RESET applied.


Power-down mode is managed by an internal power switch. The equivalent schematic and standard connection is shown in Figure 7.


All the VC2 pins must be connected to PWROUT.

#### Figure 7. Schematic



Note: High level for  $\overline{PDWN}$  is VC2 = 2.5V ±10%.









### Recommended Board Layout

Like all HCMOS high integration ICs, the following simple rules of board layout are mandatory for reliable operation:

GND, VC3, VC2 Distribution and Decouplings

All GND, VC3, VC2 pins should be connected. A GND plane is strongly recommended below the ATSAM2193 and ATSAM2193-G. The board GND + VC2 distribution should be in grid form.

Recommended VC2 decoupling is 0.1  $\mu$ F at each corner of the IC with an additional 10  $\mu$ F between pins 42 and 44 for the ATSAM2193 and between pins G6 and F7 for the ATSAM2193-G. VC3 requires a single 0.1  $\mu$ F decoupling.

Crystal, LFT

The paths between the crystal, the crystal compensation capacitors, the LFT filter R-C-R and the device should be short and shielded. The ground return from the compensation capacitors and LFT filter should be the GND plane from the device.


Analog Section

A specific AGND ground plane should be provided, which is connected to the GND ground by a single trace. No digital signals should cross the AGND plane.


Refer to the Codec vendor recommended layout for correct implementation of the analog section.

Figure 9. ATSAM2193

Recommended Crystal Compensation and LFT Filter











### **Mechanical Dimensions**

44-lead TQFP Package

Figure 11. Thin Plastic 44-lead Quad Flat Pack (TQFP44)




 Table 9.
 44-lead TQFP Package Dimensions (in mm)

Parameter	Min	Nom	Max
A			1.60
A1	0.05		0.15
A2	1.35	1.40	1.45
D		12.00	
D1		10.00	
E		12.00	
E1		10.00	
L	0.45	0.60	0.75
Р		0.80	
В	0.3	0.37	0.45

### 44-ball TFBGA Package

Figure 12. 44-ball TFBGA Package




Figure 13. Package Marking



Note: A1 Ball in lower left-hand corner.





### **Atmel Corporation**

2325 Orchard Parkway San Jose, CA 95131 Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

### **Regional Headquarters**

#### Europe

Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland Tel: (41) 26-426-5555 Fax: (41) 26-426-5500

#### Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong Tel: (852) 2721-9778 Fax: (852) 2722-1369

#### Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

#### **Atmel Operations**

Memory 2325 Orchard Parkway

San Jose, CA 95131 Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

#### Microcontrollers

2325 Orchard Parkway San Jose, CA 95131 Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

La Chantrerie BP 70602 44306 Nantes Cedex 3, France Tel: (33) 2-40-18-18-18 Fax: (33) 2-40-18-19-60

#### ASIC/ASSP/Smart Cards

Zone Industrielle 13106 Rousset Cedex, France Tel: (33) 4-42-53-60-00 Fax: (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland Tel: (44) 1355-803-000 Fax: (44) 1355-242-743 **RF**/Automotive

Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany Tel: (49) 71-31-67-0 Fax: (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

#### Biometrics/Imaging/Hi-Rel MPU/

High Speed Converters/RF Datacom Avenue de Rochepleine BP 123 38521 Saint-Egreve Cedex, France Tel: (33) 4-76-58-30-00 Fax: (33) 4-76-58-34-80

*e-mail* literature@atmel.com

Web Site http://www.atmel.com

**Disclaimer:** Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

© Atmel Corporation 2003. All rights reserved. Atmel<sup>®</sup> and combinations thereof and CleanWave<sup>®</sup> are the registered trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be the trademarks of others.

